spinal.core

PhaseVerilog

Related Doc: package core

class PhaseVerilog extends PhaseMisc with VerilogBase

Created by PIC32F_USER on 05/06/2016.

Linear Supertypes
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. PhaseVerilog
  2. VerilogBase
  3. VhdlVerilogBase
  4. PhaseMisc
  5. Phase
  6. AnyRef
  7. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new PhaseVerilog(pc: PhaseContext)

Type Members

  1. class Process extends AnyRef

    Definition Classes
    VhdlVerilogBase

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  2. final def ##(): Int

    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  4. final def asInstanceOf[T0]: T0

    Definition Classes
    Any
  5. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  6. def compile(component: Component, outFile: FileWriter): Unit

  7. def emit(component: Component): String

  8. def emitAssignedReference(node: Node): String

    Definition Classes
    VerilogBase
  9. def emitAssignement(to: Node, from: Node, ret: StringBuilder, tab: String, assignementKind: String): Unit

  10. def emitAssignementLevel(context: AssignementLevel, ret: StringBuilder, tab: String, assignementKind: String, isElseIf: Boolean = false, hiddenSensitivity: Set[Node] = null): Unit

  11. def emitAsyncronous(component: Component, ret: StringBuilder, funcRet: StringBuilder): Unit

  12. def emitClockEdge(clock: Bool, edgeKind: EdgeKind): String

    Definition Classes
    VerilogBase
  13. def emitCommentAttributes(attributes: Iterable[Attribute]): String

  14. def emitComponentInstances(component: Component, ret: StringBuilder): Unit

  15. def emitDataType(node: Node): String

    Definition Classes
    VerilogBase
  16. def emitDebug(component: Component, ret: StringBuilder, enumDebugSignals: ArrayBuffer[SpinalEnumCraft[_]]): Unit

  17. def emitDirection(baseType: BaseType): String

    Definition Classes
    VerilogBase
  18. def emitEnumLiteral[T <: SpinalEnum](enum: SpinalEnumElement[T], encoding: SpinalEnumEncoding, prefix: String = "`"): String

    Definition Classes
    VerilogBase
  19. def emitEnumPackage(out: FileWriter): Unit

  20. def emitEnumType(enum: SpinalEnum, encoding: SpinalEnumEncoding, prefix: String = "`"): String

    Definition Classes
    VerilogBase
  21. def emitEnumType[T <: SpinalEnum](enum: SpinalEnumCraft[T], prefix: String): String

    Definition Classes
    VerilogBase
  22. def emitFunctions(component: Component, ret: StringBuilder): Unit

  23. def emitLogic(node: Node): String

  24. def emitModuleContent(component: Component, builder: ComponentBuilder): Unit

  25. def emitModuleIo(component: Component, builder: ComponentBuilder): Unit

  26. def emitRange(node: Widthable): String

    Definition Classes
    VerilogBase
  27. def emitReference(node: Node): String

    Definition Classes
    VerilogBase
  28. def emitResetEdge(reset: Bool, polarity: Polarity): String

    Definition Classes
    VerilogBase
  29. def emitSignal(ref: Node, typeNode: Node): String

    Definition Classes
    VerilogBase
  30. def emitSignals(component: Component, ret: StringBuilder, enumDebugSignals: ArrayBuffer[SpinalEnumCraft[_]]): Unit

  31. def emitSyncronous(component: Component, ret: StringBuilder): Unit

  32. def emitSyntaxAttributes(attributes: Iterable[Attribute]): String

  33. val emitedComponent: Map[ComponentBuilder, ComponentBuilder]

  34. val emitedComponentRef: Map[Component, Component]

  35. def enumEgualsImpl(eguals: Boolean)(op: Modifier): String

  36. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  37. def equals(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  38. def extractBitVectorFixed(func: Modifier): String

  39. def extractBitVectorFloating(func: Modifier): String

  40. def extractBoolFixed(func: Modifier): String

  41. def extractBoolFloating(func: Modifier): String

  42. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  43. def getAsyncProcesses(component: Component, merge: Boolean = true): Seq[Process]

    Definition Classes
    VhdlVerilogBase
  44. def getBaseTypeSignalInitialisation(signal: BaseType): String

  45. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any
  46. def getEnumDebugType(spinalEnum: SpinalEnum): String

  47. def getEnumToDebugFuntion(spinalEnum: SpinalEnum, source: SpinalEnumEncoding): String

  48. def getReEncodingFuntion(spinalEnum: SpinalEnum, source: SpinalEnumEncoding, target: SpinalEnumEncoding): String

  49. def getSensitivity(nodes: Iterable[Node], includeNodes: Boolean): Set[Node]

    Definition Classes
    VhdlVerilogBase
  50. def hasNetlistImpact: Boolean

    Definition Classes
    PhaseMiscPhase
  51. def hashCode(): Int

    Definition Classes
    AnyRef → Any
  52. def impl(pc: PhaseContext): Unit

    Definition Classes
    PhaseVerilogPhase
  53. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any
  54. def isReferenceable(node: Node): Boolean

    Definition Classes
    VhdlVerilogBase
  55. var memBitsMaskKind: MemBitsMaskKind

  56. val modifierImplMap: Map[String, (Modifier) ⇒ String]

  57. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  58. final def notify(): Unit

    Definition Classes
    AnyRef
  59. final def notifyAll(): Unit

    Definition Classes
    AnyRef
  60. def operatorImplAsBinaryOperator(vhd: String)(op: Modifier): String

  61. def operatorImplAsBinaryOperatorLeftSigned(vhd: String)(op: Modifier): String

  62. def operatorImplAsBinaryOperatorSigned(vhd: String)(op: Modifier): String

  63. def operatorImplAsCat(op: Modifier): String

  64. def operatorImplAsEnumToEnum(func: Modifier): String

  65. def operatorImplAsFunction(vhd: String)(func: Modifier): String

  66. def operatorImplAsMux(func: Modifier): String

  67. def operatorImplAsNoTransformation(func: Modifier): String

  68. def operatorImplAsSigned(func: Modifier): String

  69. def operatorImplAsUnaryOperator(vhd: String)(op: Modifier): String

  70. var referenceSet: Set[Node with Nameable with ContextUser]

    Definition Classes
    VerilogBase
  71. def shiftLeftByIntFixedWidthImpl(func: Modifier): String

  72. def shiftLeftByIntImpl(func: Modifier): String

  73. def shiftRightByIntFixedWidthImpl(func: Modifier): String

  74. def shiftRightByIntImpl(func: Modifier): String

  75. def shiftRightSignedByIntFixedWidthImpl(func: Modifier): String

  76. def signalNeedProcess(baseType: BaseType): Boolean

  77. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef
  78. def toSpinalEnumCraft[T <: SpinalEnum](that: Any): SpinalEnumCraft[T]

  79. def toString(): String

    Definition Classes
    AnyRef → Any
  80. def unaryAllBy(func: Modifier): String

  81. def unimplementedModifier(message: String)(op: Modifier): String

  82. def useNodeConsumers: Boolean

    Definition Classes
    PhaseVerilogPhase
  83. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  84. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  85. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from VerilogBase

Inherited from VhdlVerilogBase

Inherited from PhaseMisc

Inherited from Phase

Inherited from AnyRef

Inherited from Any

Ungrouped