spinal.core

SpinalConfig

Related Docs: object SpinalConfig | package core

case class SpinalConfig(mode: SpinalMode = null, debug: Boolean = false, keepAll: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = ".", oneFilePerComponent: Boolean = false, netlistFileName: String = null, dumpWave: DumpWaveConfig = null, globalPrefix: String = "", anonymSignalPrefix: String = null, device: Device = Device(), genVhdlPkg: Boolean = true, phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit] = ..., transformationPhases: ArrayBuffer[Phase] = ArrayBuffer[Phase](), memBlackBoxers: ArrayBuffer[Phase] = ...) extends Product with Serializable

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. SpinalConfig
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new SpinalConfig(mode: SpinalMode = null, debug: Boolean = false, keepAll: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = ".", oneFilePerComponent: Boolean = false, netlistFileName: String = null, dumpWave: DumpWaveConfig = null, globalPrefix: String = "", anonymSignalPrefix: String = null, device: Device = Device(), genVhdlPkg: Boolean = true, phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit] = ..., transformationPhases: ArrayBuffer[Phase] = ArrayBuffer[Phase](), memBlackBoxers: ArrayBuffer[Phase] = ...)

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  2. final def ##(): Int

    Definition Classes
    AnyRef → Any

  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  4. def addStandardMemBlackboxing(policy: MemBlackboxingPolicy): SpinalConfig.this.type

  5. def addTransformationPhase(phase: Phase): SpinalConfig

  6. val anonymSignalPrefix: String

  7. def apply[T <: Component](gen: ⇒ T): SpinalReport[T]

  8. def applyToGlobalData(globalData: GlobalData): Unit

  9. final def asInstanceOf[T0]: T0

    Definition Classes
    Any

  10. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  11. val debug: Boolean

  12. val defaultClockDomainFrequency: IClockDomainFrequency

  13. val defaultConfigForClockDomains: ClockDomainConfig

  14. val device: Device

  15. def dumpWave(depth: Int = 0, vcdPath: String = "wave.vcd"): SpinalConfig

  16. val dumpWave: DumpWaveConfig

  17. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  18. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )

  19. val genVhdlPkg: Boolean

  20. def generate[T <: Component](gen: ⇒ T): SpinalReport[T]

  21. def generateVerilog[T <: Component](gen: ⇒ T): SpinalReport[T]

  22. def generateVhdl[T <: Component](gen: ⇒ T): SpinalReport[T]

  23. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any

  24. val globalPrefix: String

  25. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any

  26. val keepAll: Boolean

  27. val memBlackBoxers: ArrayBuffer[Phase]

  28. val mode: SpinalMode

  29. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  30. val netlistFileName: String

  31. final def notify(): Unit

    Definition Classes
    AnyRef

  32. final def notifyAll(): Unit

    Definition Classes
    AnyRef

  33. val oneFilePerComponent: Boolean

  34. val onlyStdLogicVectorAtTopLevelIo: Boolean

  35. val phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit]

  36. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef

  37. val targetDirectory: String

  38. val transformationPhases: ArrayBuffer[Phase]

  39. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  40. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  41. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped