spinal.core

SpinalConfig

Related Docs: object SpinalConfig | package core

case class SpinalConfig(mode: SpinalMode = null, debug: Boolean = false, forceMemToBlackboxTranslation: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = ".", dumpWave: DumpWaveConfig = null, globalPrefix: String = "", device: Device = Device(), genVhdlPkg: Boolean = true) extends Product with Serializable

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. SpinalConfig
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new SpinalConfig(mode: SpinalMode = null, debug: Boolean = false, forceMemToBlackboxTranslation: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = ".", dumpWave: DumpWaveConfig = null, globalPrefix: String = "", device: Device = Device(), genVhdlPkg: Boolean = true)

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  2. final def ##(): Int

    Definition Classes
    AnyRef → Any

  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  4. def apply[T <: Component](gen: ⇒ T): SpinalReport[T]

  5. def applyToGlobalData(globalData: GlobalData): Unit

  6. final def asInstanceOf[T0]: T0

    Definition Classes
    Any

  7. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  8. val debug: Boolean

  9. val defaultClockDomainFrequency: IClockDomainFrequency

  10. val defaultConfigForClockDomains: ClockDomainConfig

  11. val device: Device

  12. def dumpWave(depth: Int = 0, vcdPath: String = "wave.vcd"): SpinalConfig

  13. val dumpWave: DumpWaveConfig

  14. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  15. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )

  16. val forceMemToBlackboxTranslation: Boolean

  17. val genVhdlPkg: Boolean

  18. def generate[T <: Component](gen: ⇒ T): SpinalReport[T]

  19. def generateVerilog[T <: Component](gen: ⇒ T): SpinalReport[T]

  20. def generateVhdl[T <: Component](gen: ⇒ T): SpinalReport[T]

  21. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any

  22. val globalPrefix: String

  23. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any

  24. val mode: SpinalMode

  25. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  26. final def notify(): Unit

    Definition Classes
    AnyRef

  27. final def notifyAll(): Unit

    Definition Classes
    AnyRef

  28. val onlyStdLogicVectorAtTopLevelIo: Boolean

  29. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef

  30. val targetDirectory: String

  31. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  32. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  33. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped