spinal.core

sim

package sim

Simulation package

Linear Supertypes
AnyRef, Any
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. sim
  2. AnyRef
  3. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Type Members

  1. implicit class SimBaseTypePimper extends AnyRef

    Add implicit function to BaseType for simulation

  2. implicit class SimBitVectorPimper extends AnyRef

    Add implicit function to BitVector

  3. implicit class SimBitsPimper extends AnyRef

    Add implicit function to Bits

  4. implicit class SimBoolPimper extends AnyRef

    Add implicit function to Bool

  5. implicit class SimClockDomainPimper extends AnyRef

    Add implicit function to ClockDomain

  6. class SimCompiled[T <: Component] extends AnyRef

    Run simulation

  7. case class SimConfigLegacy[T <: Component](_rtlGen: Option[() ⇒ T] = None, _spinalConfig: SpinalConfig = SpinalConfig(), _spinalReport: Option[SpinalReport[T]] = None) extends Product with Serializable

    Legacy simulation configuration

  8. implicit class SimDataPimper extends AnyRef

    Add implicit function to Data

  9. implicit class SimEnumPimper[T <: SpinalEnum] extends AnyRef

    Add implicit function to Enum

  10. implicit class SimSIntPimper extends AnyRef

    Add implicit function to SInt

  11. implicit class SimUIntPimper extends AnyRef

    Add implicit function to UInt

  12. case class SpinalSimConfig(_withWave: Boolean = false, _workspacePath: String = ..., _workspaceName: String = null, _waveDepth: Int = 0, _spinalConfig: SpinalConfig = SpinalConfig(), _optimisationLevel: Int = 0, _simulatorFlags: ArrayBuffer[String] = ArrayBuffer[String]()) extends Product with Serializable

    SpinalSim configuration

  13. case class SpinalVerilatorBackendConfig[T <: Component](rtl: SpinalReport[T], withWave: Boolean = false, workspacePath: String = "./", workspaceName: String = null, vcdPath: String = null, vcdPrefix: String = null, waveDepth: Int = 0, optimisationLevel: Int = 2, simulatorFlags: ArrayBuffer[String] = ArrayBuffer[String]()) extends Product with Serializable

    Backend configuration for verilator

  14. class SwapTagPhase extends PhaseNetlist

    Swap all oldTag with newTag

  15. type suspendable = cpsParam[Unit, Unit]

Value Members

  1. object DoClock

    Generate a clock

  2. object DoReset

    Execute a reset sequence

  3. object ForkClock

    Fork the DoClock

  4. def SimConfig: SpinalSimConfig

  5. object SimPublic extends SpinalTag

    Tag SimPublic

  6. object SimSpeedPrinter

    Print the simulation speed

  7. object SimTimeout

    Create a Timeout for the simulation

  8. object SimWorkspace

    Simulation Workspace

  9. object SpinalVerilatorBackend

    Backend verilator

  10. object SpinalVerilatorSim

  11. def fork(body: ⇒ Unit @scala.util.continuations.cpsParam[Unit,Unit]): SimThread

    Fork

  12. def forkJoin(bodys: () ⇒ Unit @scala.util.continuations.cpsParam[Unit,Unit]*): Unit @scala.util.continuations.cpsParam[Unit,Unit]

  13. def setBigInt(bt: BaseType, value: BigInt): Unit

    Set a BigInt value to a BaseType

  14. def setLong(bt: BaseType, value: Long): Unit

    Set a long value to a BaseType

  15. def simFailure(message: String = ""): Unit

  16. def simSuccess(): Unit

    Success/Failure simulation

  17. def simTime(): Long

    Return the current simulation time

  18. def sleep(cycles: Long): Unit @scala.util.continuations.cpsParam[Unit,Unit]

    Sleep / WaitUntil

  19. def waitUntil(cond: ⇒ Boolean): Unit @scala.util.continuations.cpsParam[Unit,Unit]

Deprecated Value Members

  1. def SimConfig[T <: Component](rtl: SpinalReport[T]): SimConfigLegacy[T]

    Annotations
    @deprecated
    Deprecated

    Use SimConfig.???.compile(new Dut) instead

  2. def SimConfig[T <: Component](rtl: ⇒ T): SimConfigLegacy[T]

    Annotations
    @deprecated
    Deprecated

    Use SimConfig.???.compile(new Dut) instead

Inherited from AnyRef

Inherited from Any

Ungrouped