object
Module
Value Members
-
final
def
!=(arg0: AnyRef): Boolean
-
final
def
!=(arg0: Any): Boolean
-
final
def
##(): Int
-
final
def
==(arg0: AnyRef): Boolean
-
final
def
==(arg0: Any): Boolean
-
def
apply[T <: Module](c: ⇒ T): T
-
final
def
asInstanceOf[T0]: T0
-
-
val
blackboxes: ArrayBuffer[BlackBox]
-
var
chiselAndMap: HashMap[(Node, Node), Bool]
-
var
chiselOneHotBitMap: HashMap[(Bits, Int), Bool]
-
var
chiselOneHotMap: HashMap[(UInt, Int), UInt]
-
val
clocks: ArrayBuffer[Clock]
-
def
clone(): AnyRef
-
val
compStack: Stack[Module]
-
val
components: ArrayBuffer[Module]
-
def
current: Module
-
var
dontFindCombLoop: Boolean
-
var
dumpTestInput: Boolean
-
final
def
eq(arg0: AnyRef): Boolean
-
def
equals(arg0: Any): Boolean
-
def
finalize(): Unit
-
final
def
getClass(): Class[_]
-
def
getComponent(): Module
-
def
hashCode(): Int
-
var
implicitClock: Clock
-
var
implicitReset: Bool
-
var
includeArgs: List[String]
-
def
initChisel(): Unit
-
var
ioCount: Int
-
var
ioMap: HashMap[Node, Int]
-
var
isCSE: Boolean
-
var
isCheckingPorts: Boolean
-
var
isClockGatingUpdates: Boolean
-
var
isClockGatingUpdatesInline: Boolean
-
var
isCompiling: Boolean
-
var
isDebug: Boolean
-
var
isEmittingComponents: Boolean
-
var
isGenHarness: Boolean
-
var
isInlineMem: Boolean
-
final
def
isInstanceOf[T0]: Boolean
-
var
isIoDebug: Boolean
-
var
isPruning: Boolean
-
var
isReportDims: Boolean
-
def
isSubclassOfModule(x: Class[_]): Boolean
-
var
isTesting: Boolean
-
var
isVCD: Boolean
-
var
jackDir: String
-
var
jackDump: String
-
var
jackLoad: String
-
val
keywords: HashSet[String]
-
val
muxes: ArrayBuffer[Node]
-
final
def
ne(arg0: AnyRef): Boolean
-
val
nodes: ArrayBuffer[Node]
-
final
def
notify(): Unit
-
final
def
notifyAll(): Unit
-
def
pop(): Unit
-
var
printStackStruct: ArrayBuffer[(Int, Module)]
-
val
printfs: ArrayBuffer[Printf]
-
val
procs: ArrayBuffer[proc]
-
val
randInitIOs: ArrayBuffer[Node]
-
var
saveComponentTrace: Boolean
-
var
saveConnectionWarnings: Boolean
-
var
saveWidthWarnings: Boolean
-
var
searchAndMap: Boolean
-
def
setAsTopComponent(mod: Module): Unit
-
var
sortedComps: ArrayBuffer[Module]
-
def
splitArg(s: String): List[String]
-
var
stackIndent: Int
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
-
var
targetDir: String
-
def
toString(): String
-
var
topComponent: Module
-
var
trigger: Boolean
-
final
def
wait(): Unit
-
final
def
wait(arg0: Long, arg1: Int): Unit
-
final
def
wait(arg0: Long): Unit
-
var
warnInputs: Boolean
-
var
warnOutputs: Boolean
Inherited from AnyRef
Inherited from Any