firrtl.passes
Starting with a top module, determine the clock origins of each child instance.
Starting with a top module, determine the clock origins of each child instance. Write the result to writer.
Remove all statements and ports (except instances/whens/blocks) whose expressions do not relate to ground types.
Starting with a top module, determine the clock origins of each child instance. Write the result to writer.