Packages

c

spinal.core.internals

ComponentEmitterVerilog

class ComponentEmitterVerilog extends ComponentEmitter

Linear Supertypes
ComponentEmitter, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. ComponentEmitterVerilog
  2. ComponentEmitter
  3. AnyRef
  4. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new ComponentEmitterVerilog(c: Component, systemVerilog: Boolean, verilogBase: VerilogBase, algoIdIncrementalBase: Int, mergeAsyncProcess: Boolean, asyncResetCombSensitivity: Boolean, anonymSignalPrefix: String, nativeRom: Boolean, nativeRomFilePrefix: String, emitedComponentRef: ConcurrentHashMap[Component, Component], emitedRtlSourcesPath: LinkedHashSet[String], pc: PhaseContext, spinalConfig: SpinalConfig)

Type Members

  1. class AsyncProcess extends AnyRef
    Definition Classes
    ComponentEmitter
  2. class SyncGroup extends AnyRef
    Definition Classes
    ComponentEmitter

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. val _referenceSet: LinkedHashSet[String]
  5. var _referenceSetEnabled: Boolean
  6. def accessBitVectorFixed(e: BitVectorRangedAccessFixed): String
  7. def accessBitVectorFloating(e: BitVectorRangedAccessFloating): String
  8. def accessBoolFixed(e: BitVectorBitAccessFixed): String
  9. def accessBoolFloating(e: BitVectorBitAccessFloating): String
  10. val algoIdIncrementalBase: Int
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  11. var algoIdIncrementalOffset: Int
    Definition Classes
    ComponentEmitter
  12. def allocateAlgoIncrementale(): Int
    Definition Classes
    ComponentEmitter
  13. val analogs: ArrayBuffer[BaseType]
    Definition Classes
    ComponentEmitter
  14. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  15. def boolLiteralImpl(e: BoolLiteral): String
  16. val c: Component
  17. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @HotSpotIntrinsicCandidate()
  18. def component: Component
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  19. def cutLongExpressions(): Unit
    Definition Classes
    ComponentEmitter
  20. val declarations: StringBuilder
  21. val definitionAttributes: StringBuilder
  22. def dispatchExpression(e: Expression): String
  23. def elaborate(): Unit
    Definition Classes
    ComponentEmitter
  24. def emitAnalogs(): Unit
  25. def emitArchitecture(): Unit
  26. def emitAssignedExpression(that: Expression): String
  27. def emitAsynchronous(process: AsyncProcess): Unit
  28. def emitAsynchronousAsAsign(process: AsyncProcess): Boolean
  29. def emitBaseTypeSignal(baseType: BaseType, name: String): String
  30. def emitBaseTypeWrap(baseType: BaseType, name: String): String
  31. def emitBitVectorLiteral(e: BitVectorLiteral): String
  32. def emitClockedProcess(emitRegsLogic: (String, StringBuilder) ⇒ Unit, emitRegsInitialValue: (String, StringBuilder) ⇒ Unit, b: StringBuilder, clockDomain: ClockDomain, withReset: Boolean): Unit
  33. def emitEntity(): Unit
  34. def emitEnumDebugLogic(): Unit
  35. def emitEnumLiteralWrap(e: EnumLiteral[_ <: SpinalEnum]): String
  36. def emitEnumPoison(e: EnumPoison): String
  37. def emitExpression(that: Expression): String
  38. def emitExpressionNoWrappeForFirstOne(that: Expression): String
  39. def emitLeafStatements(statements: ArrayBuffer[LeafStatement], statementIndexInit: Int, scope: ScopeStatement, assignmentKind: String, b: StringBuilder, tab: String): Int
  40. def emitMaskedLiteral(e: MaskedLiteral): String
  41. def emitMem(mem: Mem[_]): Unit
  42. def emitMems(mems: ArrayBuffer[Mem[_]]): Unit
  43. def emitMuxes(): Unit
  44. def emitReference(that: DeclarationStatement, sensitive: Boolean): String
  45. def emitReferenceNoOverrides(that: DeclarationStatement): String
  46. def emitSignals(): Unit
  47. def emitSubComponents(openSubIo: HashSet[BaseType]): Unit
  48. def emitSynchronous(component: Component, group: SyncGroup): Unit
  49. val enumDebugStringList: ArrayBuffer[(SpinalEnumCraft[_ <: SpinalEnum], String, Int)]
  50. def enumEgualsImpl(eguals: Boolean)(e: BinaryOperator with EnumEncoded): String
  51. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  52. def equals(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  53. val expressionToWrap: LinkedHashSet[Expression]
    Definition Classes
    ComponentEmitter
  54. def fillExpressionToWrap(): Unit
  55. def getBaseTypeSignalInitialisation(signal: BaseType): String
  56. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  57. def getOrDefault[X, Y](map: ConcurrentHashMap[X, Y], key: X, default: Y): Y
    Definition Classes
    ComponentEmitter
  58. def getTrace(): ComponentEmitterTrace
  59. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  60. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  61. def isSubComponentInputBinded(data: BaseType): Expression
    Definition Classes
    ComponentEmitter
  62. val logics: StringBuilder
  63. var memBitsMaskKind: MemBitsMaskKind
  64. val mems: ArrayBuffer[Mem[_]]
    Definition Classes
    ComponentEmitter
  65. val mergeAsyncProcess: Boolean
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  66. val multiplexersPerSelect: LinkedHashMap[(Expression with WidthProvider, Int), ArrayBuffer[Multiplexer]]
    Definition Classes
    ComponentEmitter
  67. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  68. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  69. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  70. val openSubIo: HashSet[BaseType]
    Definition Classes
    ComponentEmitter
  71. def operatorImplAsBinaryOperator(verilog: String)(e: BinaryOperator): String
  72. def operatorImplAsBinaryOperatorLeftSigned(vhd: String)(op: BinaryOperator): String
  73. def operatorImplAsBinaryOperatorSigned(vhd: String)(op: BinaryOperator): String
  74. def operatorImplAsCat(e: Cat): String
  75. def operatorImplAsEnumToEnum(e: CastEnumToEnum): String
  76. def operatorImplAsMux(e: BinaryMultiplexer): String
  77. def operatorImplAsNoTransformation(func: Cast): String
  78. def operatorImplAsUnaryOperator(verilog: String)(e: UnaryOperator): String
  79. def operatorImplResize(func: Resize): String
  80. def operatorImplResizeSigned(func: Resize): String
  81. val outputsToBufferize: LinkedHashSet[BaseType]
    Definition Classes
    ComponentEmitter
  82. val portMaps: ArrayBuffer[String]
  83. val processes: LinkedHashSet[AsyncProcess]
    Definition Classes
    ComponentEmitter
  84. def readedOutputWrapEnable: Boolean
    Definition Classes
    ComponentEmitter
  85. def refImpl(e: BaseType): String
  86. def referenceSetAdd(str: String): Unit
  87. def referenceSetPause(): Unit
  88. def referenceSetResume(): Unit
  89. def referenceSetSorted(): LinkedHashSet[String]
  90. def referenceSetStart(): Unit
  91. def referenceSetStop(): Unit
  92. val referencesOverrides: HashMap[Nameable, Any]
    Definition Classes
    ComponentEmitter
  93. def result: String
  94. def shiftLeftByIntFixedWidthImpl(e: ShiftLeftByIntFixedWidth): String
  95. def shiftLeftByIntImpl(e: ShiftLeftByInt): String
  96. def shiftLeftByUIntImpl(e: ShiftLeftByUInt): String
  97. def shiftLeftByUIntImplSigned(e: ShiftLeftByUInt): String
  98. def shiftRightByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  99. def shiftRightByIntImpl(e: ShiftRightByInt): String
  100. def shiftRightSignedByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  101. val subComponentInputToNotBufferize: HashSet[Any]
    Definition Classes
    ComponentEmitter
  102. val syncGroups: LinkedHashMap[(ClockDomain, ScopeStatement, Boolean), SyncGroup]
    Definition Classes
    ComponentEmitter
  103. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  104. def toString(): String
    Definition Classes
    AnyRef → Any
  105. var verilogIndexGenerated: Boolean
  106. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  107. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  108. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  109. def wrapSubInput(io: BaseType): Unit
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  110. val wrappedExpressionToName: HashMap[Expression, String]
    Definition Classes
    ComponentEmitter

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated @deprecated
    Deprecated

    (Since version ) see corresponding Javadoc for more information.

Inherited from ComponentEmitter

Inherited from AnyRef

Inherited from Any

Ungrouped