Counter of bit write/read
when start is detected, block all others master
Detect the start/restart and the stop sequence
Filter SDA and SCL input
Detect the rising and falling edge of the scl signal
Generate and manage the scl clock
Main state machine of the Master HAL
Definition of the component I2C Master HAL