Packages

package sim

Ordering
  1. Alphabetic
Visibility
  1. Public
  2. All

Type Members

  1. class FlowDriver[T <: Data] extends AnyRef

    Testbench master side, drives values by calling function to apply value (if available).

    Testbench master side, drives values by calling function to apply value (if available).

    Function must return if value was available. Supports random delays.

    See also

    Simulation support documentation

  2. class FlowMonitor[T <: Data] extends AnyRef
  3. case class MemoryRegionAllocator(base: Long, size: Long) extends Product with Serializable
  4. class Phase extends AnyRef
  5. class PhaseContext extends AnyRef
  6. class RandomGen extends AnyRef
  7. class ScoreboardInOrder[T] extends AnyRef
  8. class SimData extends Dynamic
  9. class SimStreamAssert[T <: Data] extends AnyRef
  10. case class SparseMemory(seed: Long = simRandom.nextLong(), randOffset: Long = 0l) extends Product with Serializable
  11. class StreamDriver[T <: Data] extends AnyRef
  12. class StreamDriverOoo[T <: Data] extends AnyRef

    Allows to specify bursts of stream transactions, but those bursts will be scheduled out of order The order inside each burst is preserved, once a burst began, nothing else goes until it is done.

    Allows to specify bursts of stream transactions, but those bursts will be scheduled out of order The order inside each burst is preserved, once a burst began, nothing else goes until it is done.

    Usage : myStreamDriverOoo.burst{ push => push{ payload payload.mySignal #= beat0 } push{ payload payload.mySignal #= beat1 } }

  13. class StreamMonitor[T <: Data] extends AnyRef

    Used for both master and slave sides, calls function with payload if Stream fires.

    Used for both master and slave sides, calls function with payload if Stream fires.

    See also

    Simulation support documentation

  14. case class StreamReadyRandomizer[T <: Data](stream: Stream[T], clockDomain: ClockDomain, condition: () ⇒ Boolean) extends Product with Serializable

    Randomizes ready for reception of data, testbench is the slave side.

    Randomizes ready for reception of data, testbench is the slave side.

    See also

    Simulation support documentation

Ungrouped