c

spinal.lib.cpu.riscv.impl

RiscvCoreConfig

case class RiscvCoreConfig(pcWidth: Int = 32, addrWidth: Int = 32, startAddress: Int = 0, bypassExecute0: Boolean = true, bypassExecute1: Boolean = true, bypassWriteBack: Boolean = true, bypassWriteBackBuffer: Boolean = true, collapseBubble: Boolean = true, branchPrediction: BranchPrediction = static, regFileReadyKind: RegFileReadKind = sync, fastFetchCmdPcCalculation: Boolean = true, dynamicBranchPredictorCacheSizeLog2: Int = 4, branchPredictorHistoryWidth: Int = 2, invalidInstructionIrqId: Int = 0, unalignedMemoryAccessIrqId: Int = 1) extends Product with Serializable

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. RiscvCoreConfig
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new RiscvCoreConfig(pcWidth: Int = 32, addrWidth: Int = 32, startAddress: Int = 0, bypassExecute0: Boolean = true, bypassExecute1: Boolean = true, bypassWriteBack: Boolean = true, bypassWriteBackBuffer: Boolean = true, collapseBubble: Boolean = true, branchPrediction: BranchPrediction = static, regFileReadyKind: RegFileReadKind = sync, fastFetchCmdPcCalculation: Boolean = true, dynamicBranchPredictorCacheSizeLog2: Int = 4, branchPredictorHistoryWidth: Int = 2, invalidInstructionIrqId: Int = 0, unalignedMemoryAccessIrqId: Int = 1)

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def add[T <: CoreExtension](that: T): T
  5. val addrWidth: Int
  6. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  7. val branchPrediction: BranchPrediction
  8. val branchPredictorHistoryWidth: Int
  9. val bypassExecute0: Boolean
  10. val bypassExecute1: Boolean
  11. val bypassWriteBack: Boolean
  12. val bypassWriteBackBuffer: Boolean
  13. def clone(): AnyRef
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  14. val collapseBubble: Boolean
  15. val dynamicBranchPredictorCacheSizeLog2: Int
  16. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  17. val extensions: ArrayBuffer[CoreExtension]
  18. val fastFetchCmdPcCalculation: Boolean
  19. def finalize(): Unit
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  20. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  21. val invalidInstructionIrqId: Int
  22. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  23. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  24. def needExecute0PcPlus4: Boolean
  25. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  26. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  27. val pcWidth: Int
  28. val regFileReadyKind: RegFileReadKind
  29. val startAddress: Int
  30. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  31. val unalignedMemoryAccessIrqId: Int
  32. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  33. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  34. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped