abstract
class
PRNG extends Module
Instance Constructors
-
new
PRNG(width: Int, seed: Option[BigInt], step: Int = 1, updateSeed: Boolean = false)
Abstract Value Members
-
abstract
def
delta(s: Seq[Bool]): Seq[Bool]
Concrete Value Members
-
final
def
!=(arg0: Any): Boolean
-
final
def
##(): Int
-
final
def
==(arg0: Any): Boolean
-
def
IO[T <: Data](iodef: T): T
-
def
_bindIoInPlace(iodef: Data): Unit
-
-
def
_compatAutoWrapPorts(): Unit
-
def
_compatIoPortBound(): Boolean
-
final
def
asInstanceOf[T0]: T0
-
def
circuitName: String
-
final
val
clock: Clock
-
def
clone(): AnyRef
-
-
def
computeName(defaultPrefix: Option[String], defaultSeed: Option[String]): Option[String]
-
def
desiredName: String
-
-
-
def
finalize(): Unit
-
final
def
getClass(): Class[_]
-
def
getCommands: Seq[Command]
-
def
getIds: Seq[HasId]
-
def
getModulePorts: Seq[Data]
-
lazy val
getPorts: Seq[Port]
-
-
def
hashCode(): Int
-
def
instanceName: String
-
-
final
def
isInstanceOf[T0]: Boolean
-
final
lazy val
name: String
-
def
nameIds(rootClass: Class[_]): HashMap[HasId, String]
-
-
final
def
nextState(s: Seq[Bool]): Seq[Bool]
-
final
def
notify(): Unit
-
final
def
notifyAll(): Unit
-
-
var
override_reset: Option[Bool]
-
def
parentModName: String
-
def
parentPathName: String
-
def
pathName: String
-
def
portsContains(elem: Data): Boolean
-
def
portsSize: Int
-
final
val
reset: Reset
-
def
resetValue: Vec[Bool]
-
val
seed: Option[BigInt]
-
def
suggestName(seed: ⇒ String): PRNG.this.type
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
-
final
def
toAbsoluteTarget: IsModule
-
-
def
toString(): String
-
-
final
def
wait(): Unit
-
final
def
wait(arg0: Long, arg1: Int): Unit
-
final
def
wait(arg0: Long): Unit
-
val
width: Int
An abstract class representing a Pseudo Random Number Generator (PRNG)