object ChiselStage
Helper methods for working with ChiselStage
- Annotations
- @deprecated
- Deprecated
(Since version Chisel 3.6) this feature will not be supported as part of the migration to the MLIR-based FIRRTL Compiler (MFC). For more information about this migration, please see the Chisel ROADMAP.md. Please switch to circt.stage.ChiselStage.
- Source
- ChiselStage.scala
- Alphabetic
- By Inheritance
- ChiselStage
- AnyRef
- Any
- Hide All
- Show All
- Public
- Protected
Value Members
- final def !=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def ##: Int
- Definition Classes
- AnyRef → Any
- final def ==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- final def asInstanceOf[T0]: T0
- Definition Classes
- Any
- def clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.CloneNotSupportedException]) @native() @HotSpotIntrinsicCandidate()
- def convert(chirrtl: Circuit): Circuit
Return a
firrtl.ir.Circuitfor a chisel3.internal.firrtl.Circuit(aka chirrtl)Return a
firrtl.ir.Circuitfor a chisel3.internal.firrtl.Circuit(aka chirrtl)- chirrtl
chisel3.internal.firrtl.Circuitwhich need to be converted tofirrtl.ir.Circuit
- def convert(gen: => RawModule): Circuit
Return a CHIRRTL circuit for a Chisel module
Return a CHIRRTL circuit for a Chisel module
- gen
a call-by-name Chisel module
- def elaborate(gen: => RawModule): Circuit
Return a Chisel circuit for a Chisel module
Return a Chisel circuit for a Chisel module
- gen
a call-by-name Chisel module
- def emitChirrtl(gen: => RawModule): String
Return a CHIRRTL string for a Chisel module
Return a CHIRRTL string for a Chisel module
- gen
a call-by-name Chisel module
- def emitFirrtl(gen: => RawModule): String
Return a FIRRTL string for a Chisel module
Return a FIRRTL string for a Chisel module
- gen
a call-by-name Chisel module
- def emitSystemVerilog(gen: => RawModule): String
Return a SystemVerilog string for a Chisel module
Return a SystemVerilog string for a Chisel module
- gen
a call-by-name Chisel module
- def emitVerilog(gen: => RawModule): String
Return a Verilog string for a Chisel module
Return a Verilog string for a Chisel module
- gen
a call-by-name Chisel module
- final def eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- def equals(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef → Any
- final def getClass(): Class[_ <: AnyRef]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- def hashCode(): Int
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- final def isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- final def ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- final def notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- final def notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- final def synchronized[T0](arg0: => T0): T0
- Definition Classes
- AnyRef
- def toString(): String
- Definition Classes
- AnyRef → Any
- final def wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
- final def wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException]) @native()
- final def wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws(classOf[java.lang.InterruptedException])
This is the documentation for Chisel.
Package structure
The chisel3 package presents the public API of Chisel. It contains the concrete core types
UInt,SInt,Bool,FixedPoint,Clock, andReg, the abstract typesBits,Aggregate, andData, and the aggregate typesBundleandVec.The Chisel package is a compatibility layer that attempts to provide chisel2 compatibility in chisel3.
Utility objects and methods are found in the
utilpackage.The
testerspackage defines the basic interface for chisel testers.