fringe
Fringe
Related Doc:
package fringe
class
Fringe
extends
Module
Top module for FPGA shell
Linear Supertypes
LegacyModule
,
ImplicitModule
,
UserModule
,
BaseModule
,
HasId
,
InstanceId
,
AnyRef
,
Any
Ordering
Alphabetic
By inheritance
Inherited
Fringe
LegacyModule
ImplicitModule
UserModule
BaseModule
HasId
InstanceId
AnyRef
Any
Hide All
Show all
Visibility
Public
All
Instance Constructors
new
Fringe
(
blockingDRAMIssue:
Boolean
,
axiParams:
AXI4BundleParameters
)
blockingDRAMIssue
TODO: What is this?
axiParams
TODO: What is this?
Type Members
class
StatusReg
extends
Bundle
Value Members
final
def
!=
(
arg0:
Any
)
:
Boolean
Definition Classes
AnyRef → Any
final
def
##
()
:
Int
Definition Classes
AnyRef → Any
final
def
==
(
arg0:
Any
)
:
Boolean
Definition Classes
AnyRef → Any
def
IO
[
T <:
Data
]
(
iodef:
T
)
:
iodef
.type
Attributes
protected
Definition Classes
BaseModule
def
_autoWrapPorts
()
:
Unit
Definition Classes
BaseModule
var
_closed
:
Boolean
Attributes
protected
Definition Classes
BaseModule
def
_ioPortBound
()
:
Boolean
Attributes
protected
Definition Classes
LegacyModule
val
alloc
:
Bool
def
annotate
(
annotation:
ChiselAnnotation
)
:
Unit
Attributes
protected
Definition Classes
BaseModule
final
def
asInstanceOf
[
T0
]
:
T0
Definition Classes
Any
val
assignment
:
List
[
List
[
Int
]]
val
axiLiteParams
:
AXI4BundleParameters
val
bug239_hack
:
Boolean
val
clock
:
Clock
Definition Classes
ImplicitModule
def
clone
()
:
AnyRef
Attributes
protected[
java.lang
]
Definition Classes
AnyRef
Annotations
@throws
(
...
)
val
command
:
UInt
val
commandReg
:
Int
val
compileOptions
:
CompileOptions
Definition Classes
UserModule
val
curStatus
:
StatusReg
val
dealloc
:
Bool
val
debugChannelID
:
Int
val
depulser
:
Depulser
def
desiredName
:
String
Definition Classes
BaseModule
val
dramArbs
:
List
[
DRAMArbiter
]
final
def
eq
(
arg0:
AnyRef
)
:
Boolean
Definition Classes
AnyRef
def
equals
(
that:
Any
)
:
Boolean
Definition Classes
HasId → AnyRef → Any
def
finalize
()
:
Unit
Attributes
protected[
java.lang
]
Definition Classes
AnyRef
Annotations
@throws
(
classOf[java.lang.Throwable]
)
final
def
getClass
()
:
Class
[_]
Definition Classes
AnyRef → Any
def
getCommands
:
Seq
[
Command
]
Attributes
protected
Definition Classes
UserModule
def
getIds
:
Seq
[
HasId
]
Attributes
protected
Definition Classes
BaseModule
def
getModulePorts
:
Seq
[
Data
]
Attributes
protected
Definition Classes
BaseModule
lazy val
getPorts
:
Seq
[
Port
]
Definition Classes
UserModule
def
hashCode
()
:
Int
Definition Classes
HasId → AnyRef → Any
val
heap
:
DRAMHeap
val
hostHeapReq
:
Valid
[
HeapReq
]
val
hostHeapResp
:
Valid
[
HeapResp
]
def
instanceName
:
String
Definition Classes
BaseModule → HasId → InstanceId
val
io
:
Bundle
{ ... /* 19 definitions in type refinement */ }
Definition Classes
Fringe
→ LegacyModule
final
def
isInstanceOf
[
T0
]
:
Boolean
Definition Classes
Any
val
localEnable
:
Bool
val
localReset
:
Bool
final
val
name
:
String
Definition Classes
BaseModule
def
nameIds
(
rootClass:
Class
[_]
)
:
HashMap
[
HasId
,
String
]
Attributes
protected
Definition Classes
LegacyModule → BaseModule
final
def
ne
(
arg0:
AnyRef
)
:
Boolean
Definition Classes
AnyRef
final
def
notify
()
:
Unit
Definition Classes
AnyRef
final
def
notifyAll
()
:
Unit
Definition Classes
AnyRef
val
numDebugs
:
Int
val
numRegs
:
Int
var
override_clock
:
Option
[
Clock
]
Attributes
protected
Definition Classes
LegacyModule
var
override_reset
:
Option
[
Bool
]
Attributes
protected
Definition Classes
LegacyModule
def
parentModName
:
String
Definition Classes
HasId → InstanceId
def
parentPathName
:
String
Definition Classes
HasId → InstanceId
def
pathName
:
String
Definition Classes
HasId → InstanceId
def
portsContains
(
elem:
Data
)
:
Boolean
Attributes
protected
Definition Classes
BaseModule
def
portsSize
:
Int
Attributes
protected
Definition Classes
BaseModule
val
regWidth
:
Int
val
regs
:
RegFile
val
reset
:
Reset
Definition Classes
ImplicitModule
val
status
:
Valid
[
StatusReg
]
val
statusReg
:
Int
def
suggestName
(
name: ⇒
String
)
:
Fringe
.this.type
Definition Classes
HasId
final
def
synchronized
[
T0
]
(
arg0: ⇒
T0
)
:
T0
Definition Classes
AnyRef
val
timeoutCtr
:
FringeCounter
val
timeoutCycles
:
Long
def
toString
()
:
String
Definition Classes
AnyRef → Any
final
def
wait
()
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
final
def
wait
(
arg0:
Long
,
arg1:
Int
)
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
final
def
wait
(
arg0:
Long
)
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
Inherited from
LegacyModule
Inherited from
ImplicitModule
Inherited from
UserModule
Inherited from
BaseModule
Inherited from
HasId
Inherited from
InstanceId
Inherited from
AnyRef
Inherited from
Any
Ungrouped
Top module for FPGA shell