Packages

c

spinal.core.internals

ComponentEmitterVerilog

class ComponentEmitterVerilog extends ComponentEmitter

Linear Supertypes
ComponentEmitter, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. ComponentEmitterVerilog
  2. ComponentEmitter
  3. AnyRef
  4. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new ComponentEmitterVerilog(c: Component, systemVerilog: Boolean, verilogBase: VerilogBase, algoIdIncrementalBase: Int, mergeAsyncProcess: Boolean, asyncResetCombSensitivity: Boolean, anonymSignalPrefix: String, nativeRom: Boolean, nativeRomFilePrefix: String, emitedComponentRef: ConcurrentHashMap[Component, Component], emitedRtlSourcesPath: LinkedHashSet[String], pc: PhaseContext, spinalConfig: SpinalConfig)

Type Members

  1. class AsyncProcess extends AnyRef
    Definition Classes
    ComponentEmitter
  2. class SyncGroup extends AnyRef
    Definition Classes
    ComponentEmitter

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. val _referenceSet: LinkedHashSet[String]
  5. var _referenceSetEnabled: Boolean
  6. def accessBitVectorFixed(e: BitVectorRangedAccessFixed): String
  7. def accessBitVectorFloating(e: BitVectorRangedAccessFloating): String
  8. def accessBoolFixed(e: BitVectorBitAccessFixed): String
  9. def accessBoolFloating(e: BitVectorBitAccessFloating): String
  10. val algoIdIncrementalBase: Int
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  11. var algoIdIncrementalOffset: Int
    Definition Classes
    ComponentEmitter
  12. def allocateAlgoIncrementale(): Int
    Definition Classes
    ComponentEmitter
  13. val analogs: ArrayBuffer[BaseType]
    Definition Classes
    ComponentEmitter
  14. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  15. def boolLiteralImpl(e: BoolLiteral): String
  16. val c: Component
  17. def clone(): AnyRef
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate() @throws( ... )
  18. def component: Component
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  19. def cutLongExpressions(): Unit
    Definition Classes
    ComponentEmitter
  20. val declarations: StringBuilder
  21. def dispatchExpression(e: Expression): String
  22. def elaborate(): Unit
    Definition Classes
    ComponentEmitter
  23. def emitAnalogs(): Unit
  24. def emitArchitecture(): Unit
  25. def emitAssignedExpression(that: Expression): String
  26. def emitAsynchronous(process: AsyncProcess): Unit
  27. def emitAsynchronousAsAsign(process: AsyncProcess): Boolean
  28. def emitBaseTypeSignal(baseType: BaseType, name: String): String
  29. def emitBaseTypeWrap(baseType: BaseType, name: String): String
  30. def emitBitVectorLiteral(e: BitVectorLiteral): String
  31. def emitClockedProcess(emitRegsLogic: (String, StringBuilder) ⇒ Unit, emitRegsInitialValue: (String, StringBuilder) ⇒ Unit, b: StringBuilder, clockDomain: ClockDomain, withReset: Boolean): Unit
  32. def emitEntity(): Unit
  33. def emitEnumDebugLogic(): Unit
  34. def emitEnumLiteralWrap(e: EnumLiteral[_ <: SpinalEnum]): String
  35. def emitEnumPoison(e: EnumPoison): String
  36. def emitExpression(that: Expression): String
  37. def emitExpressionNoWrappeForFirstOne(that: Expression): String
  38. def emitLeafStatements(statements: ArrayBuffer[LeafStatement], statementIndexInit: Int, scope: ScopeStatement, assignmentKind: String, b: StringBuilder, tab: String): Int
  39. def emitMem(mem: Mem[_]): Unit
  40. def emitMems(mems: ArrayBuffer[Mem[_]]): Unit
  41. def emitMuxes(): Unit
  42. def emitReference(that: DeclarationStatement, sensitive: Boolean): String
  43. def emitReferenceNoOverrides(that: DeclarationStatement): String
  44. def emitSignals(): Unit
  45. def emitSubComponents(openSubIo: HashSet[BaseType]): Unit
  46. def emitSynchronous(component: Component, group: SyncGroup): Unit
  47. val enumDebugStringList: ArrayBuffer[(SpinalEnumCraft[_ <: SpinalEnum], String, Int)]
  48. def enumEgualsImpl(eguals: Boolean)(e: BinaryOperator with EnumEncoded): String
  49. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  50. def equals(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  51. val expressionToWrap: LinkedHashSet[Expression]
    Definition Classes
    ComponentEmitter
  52. def fillExpressionToWrap(): Unit
  53. def getBaseTypeSignalInitialisation(signal: BaseType): String
  54. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  55. def getOrDefault[X, Y](map: ConcurrentHashMap[X, Y], key: X, default: Y): Y
    Definition Classes
    ComponentEmitter
  56. def getTrace(): ComponentEmitterTrace
  57. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  58. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  59. def isSubComponentInputBinded(data: BaseType): BaseType
    Definition Classes
    ComponentEmitter
  60. val logics: StringBuilder
  61. var memBitsMaskKind: MemBitsMaskKind
  62. val mems: ArrayBuffer[Mem[_]]
    Definition Classes
    ComponentEmitter
  63. val mergeAsyncProcess: Boolean
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  64. val multiplexersPerSelect: LinkedHashMap[(Expression with WidthProvider, Int), ArrayBuffer[Multiplexer]]
    Definition Classes
    ComponentEmitter
  65. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  66. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  67. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  68. val openSubIo: HashSet[BaseType]
    Definition Classes
    ComponentEmitter
  69. def operatorImplAsBinaryOperator(verilog: String)(e: BinaryOperator): String
  70. def operatorImplAsBinaryOperatorLeftSigned(vhd: String)(op: BinaryOperator): String
  71. def operatorImplAsBinaryOperatorSigned(vhd: String)(op: BinaryOperator): String
  72. def operatorImplAsCat(e: Cat): String
  73. def operatorImplAsEnumToEnum(e: CastEnumToEnum): String
  74. def operatorImplAsMux(e: BinaryMultiplexer): String
  75. def operatorImplAsNoTransformation(func: Cast): String
  76. def operatorImplAsUnaryOperator(verilog: String)(e: UnaryOperator): String
  77. def operatorImplResize(func: Resize): String
  78. def operatorImplResizeSigned(func: Resize): String
  79. val outputsToBufferize: LinkedHashSet[BaseType]
    Definition Classes
    ComponentEmitter
  80. val portMaps: ArrayBuffer[String]
  81. val processes: LinkedHashSet[AsyncProcess]
    Definition Classes
    ComponentEmitter
  82. def readedOutputWrapEnable: Boolean
    Definition Classes
    ComponentEmitter
  83. def refImpl(e: BaseType): String
  84. def referenceSetAdd(str: String): Unit
  85. def referenceSetPause(): Unit
  86. def referenceSetResume(): Unit
  87. def referenceSetSorted(): LinkedHashSet[String]
  88. def referenceSetStart(): Unit
  89. def referenceSetStop(): Unit
  90. val referencesOverrides: HashMap[Nameable, Any]
    Definition Classes
    ComponentEmitter
  91. def result: String
  92. def shiftLeftByIntFixedWidthImpl(e: ShiftLeftByIntFixedWidth): String
  93. def shiftLeftByIntImpl(e: ShiftLeftByInt): String
  94. def shiftLeftByUIntImpl(e: ShiftLeftByUInt): String
  95. def shiftLeftByUIntImplSigned(e: ShiftLeftByUInt): String
  96. def shiftRightByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  97. def shiftRightByIntImpl(e: ShiftRightByInt): String
  98. def shiftRightSignedByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  99. val subComponentInputToNotBufferize: HashSet[Any]
    Definition Classes
    ComponentEmitter
  100. val syncGroups: LinkedHashMap[(ClockDomain, ScopeStatement, Boolean), SyncGroup]
    Definition Classes
    ComponentEmitter
  101. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  102. def toString(): String
    Definition Classes
    AnyRef → Any
  103. var verilogIndexGenerated: Boolean
  104. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  105. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  106. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  107. def wrapSubInput(io: BaseType): Unit
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  108. val wrappedExpressionToName: HashMap[Expression, String]
    Definition Classes
    ComponentEmitter

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @Deprecated @deprecated @throws( classOf[java.lang.Throwable] )
    Deprecated

    (Since version ) see corresponding Javadoc for more information.

Inherited from ComponentEmitter

Inherited from AnyRef

Inherited from Any

Ungrouped