Packages

c

chisel3.util

RRArbiter

class RRArbiter[T <: Data] extends LockingRRArbiter[T]

Hardware module that is used to sequence n producers into 1 consumer. Producers are chosen in round robin order.

Source
Arbiter.scala
Example:
  1. val arb = Module(new RRArbiter(UInt(), 2))
    arb.io.in(0) <> producer0.io.out
    arb.io.in(1) <> producer1.io.out
    consumer.io.in <> arb.io.out
Type Hierarchy
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. RRArbiter
  2. LockingRRArbiter
  3. LockingArbiterLike
  4. Module
  5. RawModule
  6. BaseModule
  7. IsInstantiable
  8. HasId
  9. InstanceId
  10. AnyRef
  11. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new RRArbiter(gen: T, n: Int)

    gen

    data type

    n

    number of inputs

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def IO[T <: Data](iodef: T): T
    Attributes
    protected
    Definition Classes
    BaseModule
  5. def _bindIoInPlace(iodef: Data): Unit
    Attributes
    protected
    Definition Classes
    BaseModule
  6. var _closed: Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  7. def _compatAutoWrapPorts(): Unit
    Definition Classes
    BaseModule
  8. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  9. lazy val choice: UInt
    Definition Classes
    LockingRRArbiterLockingArbiterLike
  10. def circuitName: String
    Attributes
    protected
    Definition Classes
    HasId
  11. final val clock: Clock
    Definition Classes
    Module
  12. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @HotSpotIntrinsicCandidate()
  13. val compileOptions: CompileOptions
    Definition Classes
    RawModule
  14. def desiredName: String
    Definition Classes
    BaseModule
  15. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  16. def equals(that: Any): Boolean
    Definition Classes
    HasId → AnyRef → Any
  17. val gen: T
  18. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  19. def getCommands: Seq[Command]
    Attributes
    protected
    Definition Classes
    RawModule
  20. def getModulePorts: Seq[Data]
    Attributes
    protected[chisel3]
    Definition Classes
    BaseModule
  21. def grant: Seq[Bool]
    Definition Classes
    LockingRRArbiterLockingArbiterLike
  22. lazy val grantMask: IndexedSeq[Bool]
    Definition Classes
    LockingRRArbiter
  23. def hasSeed: Boolean
    Definition Classes
    HasId
  24. def hashCode(): Int
    Definition Classes
    HasId → AnyRef → Any
  25. def instanceName: String
    Definition Classes
    BaseModule → HasId → InstanceId
  26. val io: ArbiterIO[T]
    Definition Classes
    LockingArbiterLike
  27. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  28. lazy val lastGrant: UInt
    Definition Classes
    LockingRRArbiter
  29. val n: Int
  30. final lazy val name: String
    Definition Classes
    BaseModule
  31. def nameIds(rootClass: Class[_]): HashMap[HasId, String]
    Attributes
    protected
    Definition Classes
    BaseModule
  32. val namingContext$macro$1: NamingContextInterface
  33. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  34. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  35. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  36. def parentModName: String
    Definition Classes
    HasId → InstanceId
  37. def parentPathName: String
    Definition Classes
    HasId → InstanceId
  38. def pathName: String
    Definition Classes
    HasId → InstanceId
  39. def portsContains(elem: Data): Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  40. def portsSize: Int
    Attributes
    protected
    Definition Classes
    BaseModule
  41. final val reset: Reset
    Definition Classes
    Module
  42. def suggestName(seed: ⇒ String): RRArbiter.this.type
    Definition Classes
    HasId
  43. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  44. final def toAbsoluteTarget: IsModule
    Definition Classes
    BaseModule → InstanceId
  45. final def toNamed: ModuleName
    Definition Classes
    BaseModule → InstanceId
  46. def toString(): String
    Definition Classes
    AnyRef → Any
  47. final def toTarget: ModuleTarget
    Definition Classes
    BaseModule → InstanceId
  48. lazy val validMask: IndexedSeq[Bool]
    Definition Classes
    LockingRRArbiter
  49. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  50. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  51. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated
    Deprecated
  2. lazy val getPorts: Seq[Port]
    Definition Classes
    RawModule
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use DataMirror.modulePorts instead. this API will be removed in Chisel 3.6

  3. def override_clock: Option[Clock]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  4. def override_clock_=(rhs: Option[Clock]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  5. def override_reset: Option[Bool]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  6. def override_reset_=(rhs: Option[Bool]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

Inherited from LockingRRArbiter[T]

Inherited from LockingArbiterLike[T]

Inherited from Module

Inherited from RawModule

Inherited from BaseModule

Inherited from IsInstantiable

Inherited from HasId

Inherited from internal.InstanceId

Inherited from AnyRef

Inherited from Any

Ungrouped