Chisel

Backend

abstract class Backend extends AnyRef

Linear Supertypes
AnyRef, Any
Known Subclasses
Backannotation, CounterBackannotation, CounterBackend, CounterCppBackend, CounterFPGABackend, CounterVBackend, CounterWBackend, CounterWrapperBackend, CppBackend, DotBackend, FPGABackend, Fame1CppBackend, Fame1FPGABackend, Fame1Transform, Fame1VerilogBackend, FloBackend, ModularCppBackend, VcdBackend, VerilogBackend
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. Backend
  2. AnyRef
  3. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new Backend()

Abstract Value Members

  1. abstract val keywords: HashSet[String]

Concrete Value Members

  1. final def !=(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  2. final def !=(arg0: Any): Boolean

    Definition Classes
    Any

  3. final def ##(): Int

    Definition Classes
    AnyRef → Any

  4. final def ==(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  5. final def ==(arg0: Any): Boolean

    Definition Classes
    Any

  6. val analyses: ArrayBuffer[(Module) ⇒ Unit]

  7. final def asInstanceOf[T0]: T0

    Definition Classes
    Any

  8. def asValidName(name: String): String

  9. def assignClockAndResetToModules: Unit

  10. def backannotationAnalyses: Unit

  11. def backannotationTransforms: Unit

  12. def checkPorts(topC: Module): Unit

  13. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  14. def collectNodesIntoComp(dfsStack: Stack[Node]): Unit

  15. def compile(c: Module, flags: String = null): Unit

  16. def connectResets: Unit

  17. def createClkDomain(root: Node, walked: ArrayBuffer[Node]): Unit

  18. def createOutputFile(name: String): FileWriter

  19. def depthString(depth: Int): String

  20. def elaborate(c: Module): Unit

  21. def emitDec(node: Node): String

  22. def emitDef(node: Node): String

  23. def emitRef(c: Module): String

  24. def emitRef(node: Node): String

  25. def emitTmp(node: Node): String

  26. def ensureDir(dir: String): String

    Ensures a directory *dir* exists on the filesystem.

  27. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  28. def equals(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  29. def execute(c: Module, walks: ArrayBuffer[(Module) ⇒ Unit]): Unit

  30. def extractClassName(comp: Module): String

  31. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )

  32. def fullyQualifiedName(m: Node): String

  33. def gatherChildren(root: Module): ArrayBuffer[Module]

  34. def gatherClocksAndResets: Unit

  35. def genIndent(x: Int): String

    Attributes
    protected

  36. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any

  37. def getPseudoPath(c: Module, delim: String = "/"): String

  38. def getSignalPathName(n: Node, delim: String = "/", isRealName: Boolean = false): String

  39. def hashCode(): Int

    Definition Classes
    AnyRef → Any

  40. def initBackannotation: Unit

  41. def initializeDFS: Stack[Node]

  42. def isBitsIo(node: Node, dir: IODirection): Boolean

    Nodes which are created outside the execution trace from the toplevel component constructor (i.

    Nodes which are created outside the execution trace from the toplevel component constructor (i.e. through the () => Module(new Top()) ChiselMain argument) will have a component field set to null. For example, genMuxes, forceMatchWidths and transforms (all called from Backend.elaborate) create such nodes.

    This method walks all nodes from all component roots (outputs, debugs). and reassociates the component to the node both ways (i.e. in Module.nodes and Node.component).

    We assume here that all nodes at the components boundaries (io) have a non-null and correct node/component association. We further assume that nodes generated in elaborate are inputs to a node whose component field is set.

    Implementation Node: At first we did implement *collectNodesIntoComp* to handle a single component at a time but that did not catch the cases where Regs are passed as input to sub-module without being tied to an output of *this.component*.

  43. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any

  44. def levelChildren(root: Module): Unit

  45. def nameAll(root: Module): Unit

  46. def nameChildren(root: Module): Unit

  47. def nameRsts: Unit

  48. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  49. final def notify(): Unit

    Definition Classes
    AnyRef

  50. final def notifyAll(): Unit

    Definition Classes
    AnyRef

  51. val preElaborateTransforms: ArrayBuffer[(Module) ⇒ Unit]

  52. def printStack: Unit

    Prints the call stack of Component as seen by the push/pop runtime.

    Prints the call stack of Component as seen by the push/pop runtime.

    Attributes
    protected

  53. def pruneNodes: Unit

  54. def pruneUnconnectedIOs(m: Module): Unit

  55. def setPseudoNames(c: Module): Unit

  56. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef

  57. def toString(): String

    Definition Classes
    AnyRef → Any

  58. val transforms: ArrayBuffer[(Module) ⇒ Unit]

  59. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  60. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  61. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  62. def writeOutGraph(c: Module): Unit

Inherited from AnyRef

Inherited from Any

Ungrouped