Packages

c

firrtl

VerilogEmitter

class VerilogEmitter extends SeqTransform with Emitter

Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. VerilogEmitter
  2. Emitter
  3. SeqTransform
  4. SeqTransformBased
  5. Transform
  6. LazyLogging
  7. AnyRef
  8. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new VerilogEmitter()

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def AND(e1: WrappedExpression, e2: WrappedExpression): Expression
  5. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  6. def clone(): AnyRef
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  7. def emit(state: CircuitState, writer: Writer): Unit
    Definition Classes
    VerilogEmitterEmitter
  8. def emit(x: Any, top: Int)(implicit w: Writer): Unit
  9. def emit(x: Any)(implicit w: Writer): Unit
  10. def emit_verilog(m: Module, moduleMap: Map[String, DefModule])(implicit w: Writer): DefModule
  11. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  12. def equals(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  13. def execute(state: CircuitState): CircuitState

    Perform the transform, encode renaming with RenameMap, and can delete annotations Called by runTransform.

    Perform the transform, encode renaming with RenameMap, and can delete annotations Called by runTransform.

    state

    Input Firrtl AST

    returns

    A transformed Firrtl AST

    Definition Classes
    VerilogEmitterSeqTransformTransform
  14. def finalize(): Unit
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  15. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  16. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  17. def inputForm: LowForm.type

    The firrtl.CircuitForm that this transform requires to operate on

    The firrtl.CircuitForm that this transform requires to operate on

    Definition Classes
    VerilogEmitterTransform
  18. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  19. val logger: Logger
    Definition Classes
    LazyLogging
  20. def name: String

    A convenience function useful for debugging and error messages

    A convenience function useful for debugging and error messages

    Definition Classes
    Transform
  21. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  22. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  23. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  24. def op_stream(doprim: DoPrim): Seq[Any]
  25. def outputForm: LowForm.type

    The firrtl.CircuitForm that this transform outputs

    The firrtl.CircuitForm that this transform outputs

    Definition Classes
    VerilogEmitterTransform
  26. def remove_root(ex: Expression): Expression
  27. final def runTransform(state: CircuitState): CircuitState

    Perform the transform and update annotations.

    Perform the transform and update annotations.

    state

    Input Firrtl AST

    returns

    A transformed Firrtl AST

    Definition Classes
    Transform
  28. def runTransforms(state: CircuitState): CircuitState
    Attributes
    protected
    Definition Classes
    SeqTransformBased
  29. def stringify(tpe: GroundType): String
  30. def stringify(param: Param): String

    Turn Params into Verilog Strings

  31. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  32. val tab: String
  33. def toString(): String
    Definition Classes
    AnyRef → Any
  34. def transforms: Seq[Pass]

    Preamble for every emitted Verilog file

    Preamble for every emitted Verilog file

    Definition Classes
    VerilogEmitterSeqTransformBased
  35. def v_print(e: Expression)(implicit w: Writer): Unit
  36. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  37. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  38. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  39. def wref(n: String, t: Type): WRef

Deprecated Value Members

  1. final def getMyAnnotations(state: CircuitState): Seq[Annotation]

    Convenience method to get annotations relevant to this Transform

    Convenience method to get annotations relevant to this Transform

    state

    The CircuitState form which to extract annotations

    returns

    A collection of annotations

    Definition Classes
    Transform
    Annotations
    @deprecated
    Deprecated

    (Since version 1.1) Just collect the actual Annotation types the transform wants

Inherited from Emitter

Inherited from SeqTransform

Inherited from SeqTransformBased

Inherited from Transform

Inherited from LazyLogging

Inherited from AnyRef

Inherited from Any

Ungrouped