dfhdl-compiler-stages
dfhdl-compiler-stages
API
dfhdl
compiler
analysis
stages
verilog
VerilogBackend
VerilogDialect
VerilogPrinter
vhdl
DclScope
VHDLBackend
VHDLDialect
VHDLPrinter
AddClkRst
AddMagnets
BackendCompiler
CompiledDesign
ConnectMagnets
DFHDLUniqueNames
DropBAssignFromSeqProc
DropBinds
DropCondDcls
DropDesignDefs
DropLocalDcls
DropLocalDcls
DropMagnets
DropOpaques
DropOpaquesAll
DropUnreferencedAnons
DropUnreferencedVars
ExplicitClkRstCfg
ExplicitNamedVars
WhenHeader
ExplicitRegInits
ExplicitState
HasDB
HasDB
given_HasDB_DB
NameRegAliases
NameGroup
NamedAliases
Criteria
NamedAnonMultiref
NamedPrev
NamedSelection
Criteria
NamedAnonMultiref
NamedPrev
NamedSelection
OrderMembers
Order
Simple
Order
PrintCodeString
SanityCheck
SimpleOrderMembers
Stage
StageRunner
StageRunner
StagedDesign
StagedDesign
ToED
RegNet
ToRT
UniqueDesigns
VHDLProcToVerilog
ViaConnection
options
CompilerOptions
CompilerOptions
Backend
CommitFolder
LogLevel
NewFolderForTop
PrintDesignCodeAfter
PrintDesignCodeBefore
PrintGenFiles
backends
verilog
vhdl
dfhdl-compiler-stages
/
dfhdl
dfhdl
package
dfhdl
Members list
Clear all
Packages
package
dfhdl.compiler
package
dfhdl.options
Type members
Classlikes
object
backends
Attributes
Supertypes
class
Object
trait
Matchable
class
Any
Self type
backends
.
type
Extensions
Extensions
extension
[
D
<:
Design
](
dsn
:
D
)
def
compile
(
using
CompilerOptions
,
PrinterOptions
):
CompiledDesign
[
D
]
In this article
Members list
Packages
Type members
Classlikes
Extensions
Extensions