A UGen that passes through its input while the gate is open, and outputs zero while the gate is closed.
FilterSeq
Latch